PIC16(L)F1782/3
DS41579C-page 288
Preliminary
2011-2012 Microchip Technology Inc.
26.5.3.3
7-bit Transmission with Address
Hold Enabled
Setting the AHEN bit of the SSPCON3 register
enables additional clock stretching and interrupt gen-
eration after the 8th falling edge of a received match-
ing address. Once a matching address has been
clocked in, CKP is cleared and the SSPIF interrupt is
set.
Figure 26-18 displays a standard waveform of a 7-bit
Address Slave Transmission with AHEN enabled.
1.
Bus starts Idle.
2.
Master sends Start condition; the S bit of SSP-
STAT is set; SSPIF is set if interrupt on Start
detect is enabled.
3.
Master sends matching address with R/W bit
set. After the 8th falling edge of the SCL line the
CKP bit is cleared and SSPIF interrupt is gener-
ated.
4.
Slave software clears SSPIF.
5.
Slave software reads ACKTIM bit of SSPCON3
register, and R/W and D/A of the SSPSTAT reg-
ister to determine the source of the interrupt.
6.
Slave reads the address value from the
SSPBUF register clearing the BF bit.
7.
Slave software decides from this information if it
wishes to ACK or not ACK and sets the ACKDT
bit of the SSPCON2 register accordingly.
8.
Slave sets the CKP bit releasing SCL.
9.
Master clocks in the ACK value from the slave.
10. Slave hardware automatically clears the CKP bit
and sets SSPIF after the ACK if the R/W bit is
set.
11. Slave software clears SSPIF.
12. Slave loads value to transmit to the master into
SSPBUF setting the BF bit.
13. Slave sets the CKP bit releasing the clock.
14. Master clocks out the data from the slave and
sends an ACK value on the 9th SCL pulse.
15. Slave hardware copies the ACK value into the
ACKSTAT bit of the SSPCON2 register.
16. Steps 10-15 are repeated for each byte transmit-
ted to the master from the slave.
17. If the master sends a not ACK the slave
releases the bus allowing the master to send a
Stop and end the communication.
Note:
SSPBUF cannot be loaded until after the
ACK.
Note:
Master must send a not ACK on the last
byte to ensure that the slave releases the
SCL line to receive a Stop.
相关PDF资料
PIC16C773-I/SP IC MCU OTP 4KX14 A/D PWM 28DIP
ATTINY15L-1PU IC MCU AVR 1K FLASH 1.6MHZ 8-DIP
ATTINY11-6SU IC MCU AVR 1K FLASH 6MHZ 8-SOIC
MP2-HS024-42 CONN SHROUD 2-FB 24POS 4ROW
ATTINY11-6PU IC MCU AVR 1K FLASH 6MHZ 8-DIP
HM2H08P1LF HM2H08P1LF SHROUD STYLE B LF
HM2H08P109LF HM2H08P109LF SHROUD STYLE B LF
MP2-HS024-41 CONN SHROUD 2-FB 24POS 4ROW
相关代理商/技术参数
PIC18LF4520-I/PT 制造商:Microchip Technology Inc 功能描述:Leaded Process Compatible:Yes
PIC18LF4520-I/PTC12 制造商:Microchip Technology 功能描述:PIC18LF4520-I/PTC12
PIC18LF4520IPT 制造商:Microchip Technology Inc 功能描述:
PIC18LF4520T-I/ML 功能描述:8位微控制器 -MCU 32KB 1536 RAM 36I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18LF4520T-I/PT 功能描述:8位微控制器 -MCU 32KB 1536 RAM 36I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18LF4523-I/ML 功能描述:8位微控制器 -MCU 32KB FL 1536bytes- RAM 36I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18LF4523-I/P 功能描述:8位微控制器 -MCU 32KB FL 1536bytes- RAM 36I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18LF4523-I/PT 功能描述:8位微控制器 -MCU 32KB FL 1536bytes RAM 36I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT